Headline Sign Up for SoC News Alert |
Publication |
| |
| |
Avery Design Debuts CXL Validation Suite |
Feb. 28, 2023 |
| |
Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design |
Jan. 25, 2023 |
| |
Avery Design Systems Announces SimXACT-SA™ for Improved Sequential X-Verification |
Dec. 06, 2022 |
| |
Avery Continues to Drive CXL Adoption with New Virtual Platform Features in Support of Version 3.0 |
Oct. 25, 2022 |
| |
Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments |
Aug. 02, 2022 |
| |
Avery Design Announces CXL 3.0 VIP |
Aug. 02, 2022 |
| |
Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster |
Aug. 01, 2022 |
| |
Avery Design Systems PCI Express VIP Enables eTopus SerDes IP and Next-Generation ASIC and Chiplet applications to Achieve Compliance and High-Speed Connectivity |
Jun. 21, 2022 |
| |
Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol |
Jun. 16, 2022 |
| |
PCI Express VIP from Avery Design Systems Selected by Fungible for Ensuring Compliance, Connectivity in Hyperscale Data Centers |
Feb. 28, 2022 |
| |
Avery Design Systems Offers Comprehensive Verification Support for the New HBM3 Interface Standard |
Dec. 08, 2021 |
| |
Avery Design Partners with S2C to Bring PCIe 6.0 and LPDDR5 and HBM3 Speed Adapters to FPGA prototyping solutions for Data Center and AI/ML SoC Validation |
Dec. 07, 2021 |
| |
Avery Design Launches PCI Express 6.0 Verification IP to Enable Early Development, Compliance Checking for New Version of Standard |
May. 25, 2021 |
| |
Avery Design Systems and Rambus Extend Memory Model and PCIe VIP Collaboration |
May. 20, 2021 |
| |
Astera Labs and Avery Design Partner on CXL 2.0 Verification for Smart Retimer Portfolio to Improve Performance in Data-Centric Applications |
Apr. 28, 2021 |
| |
Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution |
Apr. 15, 2021 |
| |
NUVIA Selects Avery Design for Next Generation PCIe Verification |
Mar. 15, 2021 |
| |
Avery Design Announces CXL 2.0 VIP |
Jan. 25, 2021 |
| |
Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs |
Nov. 10, 2020 |
| |
Avery Design Introduces CXL VIP |
Sep. 23, 2019 |
| |
Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform |
Sep. 23, 2019 |
| |
Avery Design Systems Announces SimAccel FPGA Accelerator |
Aug. 05, 2019 |
| |
Avery Design Systems Announces SimRegress and SimCompare |
Jul. 01, 2019 |
| |
Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP |
Jun. 18, 2019 |
| |
Avery Design Systems Announces SimCluster GLS to Accelerate Gate-Level Sign-Off Simulations |
May. 31, 2019 |
| |
Avery Design Systems Announces SymXprop for X Accurate RTL Simulation |
May. 31, 2019 |
| |
Avery Design Systems Pairs PCIe and NVM Express VIP with Teledyne LeCroy Summit Protocol Exercisers |
Aug. 07, 2018 |
| |
Avery Design Systems Fast Tracks PCI Express 5.0 VIP |
Jun. 04, 2018 |
| |
Trilinear Technologies and Avery Design Systems Team on DisplayPort IP Solutions |
Mar. 05, 2018 |
| |
Avery Design Systems Announces SimXACT 5.0 for Improved X-Verification |
Feb. 26, 2018 |
| |
INVECAS, Inc. and Avery Design Systems Collaborate on LPDDR4/3 PHY, VIP Solutions |
Sep. 29, 2017 |
| |
Avery Design Systems Announces NVMe 1.3 and NVMe-MI Verification IP Updates |
Aug. 03, 2017 |
| |
Avery Design Systems Unveils MIPI I3C VIP Targeting Sensors in Smartphone, IoT, Automotive Designs |
Jun. 16, 2017 |
| |
Avery Design Systems Unveils DDR5 VIP Solution Targeting DDR5 Design Ecosystem |
Jun. 15, 2017 |
| |
Avery Design Systems Targets Accelerator Applications With Verification Solutions for CCIX, AMBA 5 CHI, and PCIe 4.0 |
Jun. 06, 2017 |
| |
Avery Design Systems Focuses on Ultra HD Display VIP Portfolio |
Feb. 28, 2017 |
| |
CAN Bus Design IP from CAST Now Bundles In Avery Verification IP |
Nov. 02, 2016 |
| |
Avery Design Systems Scale-Out With NVMe over Fabrics Verification Solutions |
Aug. 09, 2016 |
| |
Avery Design Systems Announces SimXACT 3.0 for Improved X-Verification |
Jun. 07, 2016 |
| |
Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core |
Nov. 10, 2015 |
| |
Avery Design Systems Takes Focus on MIPI CSI and DSI VIP Solutions |
Jun. 08, 2015 |
| |
Avery Design Systems Unveils DDR4 3DS LRDIMM VIP Solution |
Jun. 08, 2015 |
| |
PLDA and Avery Design Systems Cooperate on PCI Express |
Mar. 02, 2015 |
| |
Avery Design Systems Revs PCIe and eMMC VIP and Introduces VIPs for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD |
May. 29, 2014 |
| |
Avery Design Systems Targets Low Power Retention Register Synthesis |
May. 29, 2014 |
| |
Avery Design and BaySand Team to Deliver IP Solutions for TeneX Configurable SoC |
Jan. 10, 2014 |
| |
Avery Design Systems Announces UFS Host Controller UFSHCI Verification Solution |
Oct. 08, 2013 |
| |
Avery Design Systems Announces eMMC 5.0 Verification IP Solution |
Aug. 12, 2013 |
| |
Avery Design Systems Announces SATA Express AHCI Verification IP Solution |
Aug. 12, 2013 |
| |
Avery Design Systems Announces eMMC and SD Verification IP Solutions |
May. 22, 2013 |
| |
Avery Design Systems Announces SCSI Express (SOP/PQI) Verification IP Solution |
Aug. 22, 2012 |
| |
Avery Design Systems Adds NVM Express to Storage Standards Verification IP Solutions |
May. 29, 2012 |
| |
Avery Design Systems Unveils DDR4 and DFI-PHY Verification IP Solution |
Mar. 23, 2012 |
| |
Avery Design Systems Unveils SimXACT for Elimination of X Pessimism Issues in Gate-Level Simulation and Upgrades XVER X Verification |
Mar. 23, 2012 |
| |
Avery Design Systems Enhances USB Solution for xHCI and UASP |
Jan. 24, 2011 |
| |
Avery Design Systems Synthesizes Microarchitecture-Level Assertions and Coverage Properties |
Jan. 24, 2011 |
| |
Avery Design Systems Performs RTL At-Speed DFT Testability Analysis |
Jan. 24, 2011 |
| |
Avery Design Enhances Insight for Reachability Analysis, Lower Power Verification, and RT-Level DFT Analysis |
Jun. 08, 2010 |
| |
Avery Design Systems Announces AMBA AXI and AHB Verification Solution |
Feb. 22, 2010 |
| |
Avery Design Systems Announces Support for PCI Express 3.0 Verification IP |
Jul. 10, 2009 |
| |
Avery Design Systems Announces USB 3.0 Verification Solution |
Feb. 09, 2009 |
| |
Avery Design Realizes Insight For Formal Bug Hunting and Coverage Closure |
Jun. 02, 2008 |
| |
Mentor Graphics and Avery Design Team to Deliver Comprehensive PCI Express and Serial ATA IP Solutions |
Nov. 05, 2007 |
| |
Avery Design Systems Announces Support for PCI Express IO Virtualization and AMBA AXI |
May. 24, 2007 |
| |
CAST Selects Avery Design Systems for PCI Express Verification IP |
Apr. 11, 2007 |
| |
Avery Design Delivers PCI Express Gen2 Verification IP and Compliance Test Suite |
Mar. 13, 2007 |
| |
Avery Design Systems Spins Up ATA Verification IP Family |
Jun. 10, 2005 |
| |
Avery Design and GDA Technologies Expand Partnership to Advanced Switching |
Jun. 09, 2004 |
| |
Avery Design and GDA Technologies Introduce MaxCov for PCI Express Compliance Verification |
Jun. 09, 2004 |