Register File with low power retention mode and 3 speed options
MIPI C-PHY/D-PHY Combo CSI-2 TX+ IP (8.0Gsps/trio, 6.5Gbps/lane) in TSMC 16FFC
PCIe 5.0 PHY IP for TSMC N5
5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
Automating Hardware-Software Consistency in Complex SoCs
Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
How to Design Secure SoCs: Essential Security Features for Digital Designers
HBM4 Boosts Memory Performance for AI Training
Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
Design IP Market Increased by All-time-high: 20% in 2024!
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.