Tensilica HiFi 1 DSP
64-bit RISC-V Multi-Core Linux-Capable processor
NVM OTP in Tower (180nm, 110nm)
TicoXS | JPEG XS 4K Encoder / Decoder IP-core
Ceva and Sharp Collaborate on "Beyond 5G" IoT Terminals
CAST Releases First Commercial SNOW-V Stream Cipher IP Core
eMemory and PUFsecurity Launch World's First PUF-Based Post-Quantum Cryptography Solution to Secure the Future of Computing
How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Why RISC-V is a viable option for safety-critical applications
Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Guarding against the threat of clock attacks with analog IP
Three Key Benefits of ASIC Design and Turnkey Service
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.