Fractional-N Frequency Synthesizer PLL
NVM OTP NeoBit in JSC (130nm)
112Gbps XSR SerDes IP on TSMC 7/6nm
MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between application processor and displays
QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
Arm loses out in Qualcomm court case, wants a re-trial
Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Quantum Readiness Considerations for Suppliers and Manufacturers
A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
From Concept to Reality: Understanding the Cadence Analog IC Design Flow
Enhancing IoT System Performance with Smart Memory Partitioning
Enabling Massive AI Clusters with the Industry's First Ultra Ethernet and UALink IP Solutions
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.