MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm) for Automotive
NVM OTP NeoBit in GTA (150nm)
Thermal Diode with Base Pin, TSMC N4P
10/25/40/100G MAC/PCS Ethernet IP Core
RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
SoC design: What's next for NoCs?
How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
Accelerating RISC-V development with Tessent UltraSight-V
AMBA LTI Verification IP for Arm System MMU
UCIe for 1.6T Interconnects in Next-Gen I/O Chiplets for AI data centers
Progressing on Track: PCIe 7.0 Specification, Version 0.7 Now Available for Member Review
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.