NVM EEPROM NeoEE in Vanguard (180nm, 150nm, 110nm)
DDR5/4 PHY for TSMC 16nm
PCIe 2.0 PHY in TSMC (28nm, 16nm, 12nm)
TSMC 4nm (N4P) 2.5V Basekit Libraries, multiple metalstacks
Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
M31 Launches USB4 IP for TSMC 5nm Process
Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
CANsec: Security for the Third Generation of the CAN Bus
Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
A new era for embedded memory
Flash Forward: MRAM and RRAM Bring Embedded Memory and Applications into the Future
Hardware-Assisted Verification: Unlocking the Future of Chip and System Design
Ensuring Quality and Providing Exceptional Support for IP Cores at Chip Interfaces
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.