Tensilica, Inc. - Articles

≡ Menu Design And Reuse

Design And Reuse


D&R Industry Articles \| Most Popular \| SoC News Alerts \|

Tensilica, Inc.

Title Sign Up for SoC News Alert	Publication


PRODUCT HOW-TO: Taking the delay out of your multicore design's intra-chip interconnections	Jan. 12, 2009

Differentiate your HD multimedia design by customizing the processor core	Jan. 05, 2009

In multicore SOC architectures, buses are a last resort	Oct. 02, 2008

Multicore systems-on-chip can handle embedded designs	Feb. 28, 2008

Multicore microprocessors and embedded multicore SOCs have very different needs	Jul. 19, 2007

Anatomy of a hardware video codec	May. 14, 2007

Diamond Standard Processor Core Family Architecture	Nov. 06, 2006

Hit performance goals with configurable processors	Oct. 19, 2006

Creating multi-standard, multi-resolution video engines using configurable processors	Sep. 18, 2006

ESL Requirements for Configurable Processor-based Embedded System Design	Jan. 30, 2006

How Tensilica verifies processor cores	Apr. 04, 2003

Previous Headlines:

2024

Dec

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

2001

2000

1999

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com