Gigabit Ethernet PHY
USB 2.0 Host Controller
ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
PCI Express (PCIe) 2.1 Controller
Cadence Unveils Arm-Based System Chiplet
Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
CAST Adds New SafeSPI Controller to its Functional Safety IP Core Product Line
Streamlining SoC Design with IDS-Integrate™
Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
CANsec: Security for the Third Generation of the CAN Bus
Behind the Scenes - Introducing Xiphera's Board
Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
Redefining XPU Memory for AI Data Centers Through Custom HBM4
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.